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Mars Technology Rover with
Arm-Mounted Percussive
Coring Tool, Microimager,
and Sample-Handling En-
capsulation Containerization
Subsystem 
A report describes the PLuto (pro-
grammable logic) Mars Technology
Rover, a mid-sized FIDO (field inte-
grated design and operations) class
rover with six fully drivable and steerable
cleated wheels, a rocker-bogey suspen-
sion, a pan-tilt mast with panorama and
navigation stereo camera pairs, forward
and rear stereo hazcam pairs, internal
avionics with motor drivers and CPU,
and a 5-degrees-of-freedom robotic arm. 
The technology rover was integrated
with an arm-mounted percussive coring
tool, microimager, and sample handling
encapsulation containerization subsys-
tem (SHEC). The turret of the arm con-
tains a percussive coring drill and mi-
croimager. The SHEC sample caching
system mounted to the rover body con-
tains coring bits, sample tubes, and sam-
ple plugs. 
The coring activities performed in the
field provide valuable data on drilling
conditions for NASA tasks developing
and studying coring technology.
Caching of samples using the SHEC sys-
tem provide insight to NASA tasks inves-
tigating techniques to store core samples
in the future. 
This work was done by Paulo J. Younse,
Matthew A. Dicicco, and Albert R. Morgan of
Caltech for NASA’s Jet Propulsion Laboratory.
Further information is contained in a TSP
(see page 1). NPO-47917 
Fault-Tolerant, 
Real-Time, Multi-Core 
Computer System 
A document discusses a fault-tolerant,
self-aware, low-power, multi-core com-
puter for space missions with thousands
of simple cores, achieving speed through
concurrency. The proposed machine de-
cides how to achieve concurrency in real
time, rather than depending on pro-
grammers. The driving features of the
system are simple hardware that is modu-
lar in the extreme, with no shared mem-
ory, and software with significant run-
time reorganizing capability. 
The document describes a mecha-
nism for moving ongoing computations
and data that is based on a functional
model of execution. Because there is
no shared memory, the processor con-
nects to its neighbors through a high-
speed data link. Messages are sent to a
neighbor switch, which in turn forwards
that message on to its neighbor until
reaching the intended destination. Ex-
cept for the neighbor connections,
processors are isolated and independ-
ent of each other. 
The processors on the periphery also
connect chip-to-chip, thus building up a
large processor net. There is no particu-
lar topology to the larger net, as a func-
tion at each processor allows it to for-
ward a message in the correct direction.
Some chip-to-chip connections are not
necessarily nearest neighbors, providing
short cuts for some of the longer physi-
cal distances. The peripheral processors
also provide the connections to sensors,
actuators, radios, science instruments,
and other devices with which the com-
puter system interacts. 
This work was done by Kim P. Gostelow of
Caltech for NASA’s Jet Propulsion Laboratory.
Further information is contained in a TSP
(see page 1). NPO-47894 
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